

CPU12

The CPU12 Central Processing Unit

M68HC12 and HCS12 microcontrollers

Babak Kia
Adjunct Professor
Boston University
College of Engineering
Email: bkia@bu.edu

ENG SC757 - Advanced Microprocessor Design

Introduction

- The CPU12 is a high-speed, 16-bit processing unit, with an identical programming model to the industry standard M68HC11 CPU
- High performance with 40 ns minimum instruction cycles
- Flexible addressing modes, on-chip Flash, and a whole slew of on-chip peripherals

CPU12 Programming Model

- The CPU12 has two 8-bit general purpose accumulators (A and B)
- A and B can also be accessed as a single 16-bit register (D)
- Two index registers (X and Y) used for indexed addressing
- 16-bit Stack Pointer (SP), locatable anywhere in the 64Kb address space
- 16-bit Program Counter (PC)
- 8-bit Condition Code Register (CCR)

7	A	B	D	7	8-BIT ACCUMULATOR A AND B OR 16-BIT DOUBLE ACCUMULATOR D
15	D			15	16-BIT DOUBLE ACCUMULATOR D
15	X			15	INDEX REGISTER X
15	Y			15	INDEX REGISTER Y
15	SP			15	STACK POINTER
15	PC			15	PROGRAM COUNTER
				7	CONDITION CODE REGISTER

CPU12 Programming Model

- The Condition Code Register consists of 5 status indicators, 2 interrupt masks, and a STOP instruction control bit
 - *S Control Bit.* Clearing the S bit enables the STOP instruction which stops the on-chip oscillator. If set, the CPU treats the STOP instruction as a NOP.
 - *X Mask Bit.* The XIRQ# signal poses as a modified version of the NMI# interrupt. Enabling a non-maskable interrupt before a system is fully operational can lead to spurious interrupts. The X bit allows for the enabling of the NMI once the system is operational
 - *H Status Bit.* The H bit indicates a half-carry on the accumulator. It is used by the DAA instruction on BCD operations

CPU12 Programming Model

- *I Mask Bit.* The I bit enables or disables all maskable interrupts. The I bit is set to 1 (masked) at reset. While I is set, interrupts can become pending and are remembered, but the system is not interrupted until the I mask is cleared.
- *N Status Bit.* The N bit is mostly used in two's complement arithmetic and shows the state of the MSB of the result.
- *Z Status Bit.* Z is set when the result of an operation is 0.
- *V Status Bit.* V is the overflow indicator.
- *C Status Bit.* C is set when carry occurs during an addition, or a borrow is needed during subtraction.

Addressing Mode

- The CPU12 employs an extensive Addressing Mode scheme:
 - Inherent
 - Immediate
 - Direct
 - Extended
 - Relative
 - Indexed (5-bit offset)
 - Indexed (pre-dec.)
 - Indexed (pre-inc.)
 - Indexed (post-dec.)
 - Indexed (post-inc.)
 - Indexed (accumulator offset)
 - Indexed (9-bit offset)
 - Indexed (16-bit offset)
 - Indexed-Indirect (16-bit offset)
 - Indexed-Indirect (D accumulator offset)

Addressing Mode

- **Inherent Addressing Mode**
 - Instructions that use this addressing mode either have no operands, or the operands are CPU registers
 - NOP ; Does not have an operand
 - INX ; Operand is a CPU register
- **Immediate Addressing Mode**
 - Operands for Immediate Addressing mode are present during normal program fetch cycle. The '#' symbol is used to identify the immediate operand
 - LDAA #\$55 ; Load A with 8-bit value
 - LDX #\$1234 ; Load X register with 16-bit value

Addressing Mode

- **Direct Addressing Mode**
 - Also called a zero-page addressing mode because it is used for operands in the \$0000 - \$00FF memory range. A system can be optimized by placing most commonly used operands in this range
 - LDAA \$55 ; Load A with content at addr \$55
- **Extended Addressing Mode**
 - In this addressing mode, the full 16-bit address of the memory location is employed
 - LDAA \$F123
- **Relative Addressing Mode**
 - Used by the branch instruction
 - The offset provided is added to the address of the next memory location after the offset to form an effective address

Addressing Mode

- **Indexed Addressing: 5-bit offset**
 - The 5-bit offset is added to the base index register (X, Y, SP, or PC) to determine the effective address
 - Provides a range of -16 through +15
 - Majority of indexed instructions use offsets that fit in the 5-bit size indexing mode
- **Indexed Addressing: 9-bit offset**
 - Same as above, but with 9-bit offsetting.
 - Allows for a range of -256 through +256 from the value of the base index register
 - Example: "LDAB -20,Y", for Y = \$2000, loads B with the value at address \$1FEC

Addressing Mode

- **Indexed Addressing: 16-bit offset**
 - Allows access to addresses anywhere within the 64 Kbyte address space
 - Does not matter whether it is signed or unsigned, since \$FFFF can be treated either as +65,535, or as a -1
- **Indexed-Indirect Addressing: 16-bit offset**
 - Unlike indexed addressing, this addressing mode is used to change the contents of the memory pointed to by an address
 - For example,
LDAA [10,X] ; X = \$1000, *(\$1010) = \$1234
Takes the address contained in X and adds 10 to it.
Loads the contents of memory location \$1010 to make A = \$1234

Addressing Mode

- **Auto Pre/Post Increment/Decrement Indexed Addressing**
 - This addressing mode provides four ways of automatically incrementing or decrementing a pointer after processing the instruction
 - Pre inc/dec adjusts the value of the index register prior to using it
 - Post inc/dec adjusts the value of the index register after the operation is complete
 - Example
 - STAA 1,-SP ; Equivalent to PSHA
 - STX 2,-SP ; Equivalent to PSHX
 - LDX 2,SP+ ; Equivalent to PULX
 - LDAA 1,SP+ ; Equivalent to PULA

Addressing Mode

- **Accumulator Offset Indexed Addressing**
 - In this addressing mode, the effective offset is the sum of the value of the index register, and the unsigned offset in the accumulator
 - Example
LDAA B,X Loads A with contents of X+B
 - **Accumulator D Indirect Indexed Addressing**
 - Similar to above, except that it points to the memory location which contains the value to load
- | | | |
|-----|--------|--------|
| JMP | [D,PC] | |
| GO1 | DC,W | PLACE1 |
| GO2 | DC,W | PLACE2 |
| GO3 | DC,W | PLACE3 |
- This instruction acts as a computed GOTO. When the JMP instruction is executed, PC points to GO1. Therefore values for D of 0, 2, 4, will point to GO1, GO2, or GO3

Addressing Mode

- Addressing above the 64K boundary
 - Systems that employ a large linear address space also require wider instruction sets that address the larger memory space. This causes an unnecessary overhead for the CPU12 class of processors.
 - The CPU12 employs a transparent bank-switching scheme
 - Interrupts need not be turned off during bank-switching
 - The CPU12 treats a 16K range of memory from \$8000 to \$BFFF as a program memory window
 - The Program Page Register (PPAGE) allows for 256 16Kbyte pages to be switched in and out of the program memory window
 - This provides up to 4 Megabytes of memory

Exception Processing

- The CPU12 has several sources of Interrupts
 - Reset
 - Power-on Reset (POR) and RESET#
 - Clock Monitor Reset
 - COP Watchdog Reset
 - Unimplemented Opcode Trap
 - Software Interrupt Instruction (SWI)
 - Non Maskable Interrupt (X-bit)
 - Non Maskable Interrupt (I-bit)
- The CPU12 can handle up to 128 exception vectors, but the number varies with each device

Exception Processing

- CPU12 Exception Vector Map

Vector Address	Source
\$FFFC-\$FFFF	System reset
\$FFFC-\$FFFD	Clock monitor reset
\$FFFA-\$FFFB	COP reset
\$FFF3-\$FFF3	Unimplemented opcode trap
\$FFFE-\$FFF7	Software interrupt instruction (SWI)
\$FFFA-\$FFFD	TRIG signal
\$FFF2-\$FFF3	TRIG signal
\$FFD0-\$FFF1	Device-specific interrupt sources (PCS12)
\$FFC0-\$FFF1	Device-specific interrupt sources (M96HC12)

Exception Processing

- CPU12 Exception Priority
 1. RESET# or POR
 2. Clock Monitor Reset
 3. COP Watchdog Reset
 4. NMI (XIRQ#)
 5. Unimplemented Opcode
 6. Software Interrupt (SWI)
- The remaining interrupts are subject to masking via the I bit in the CCR.
 - However, other than the IRQ# pin and the internal periodic real-time interrupt generator, all other maskable sources follow a priority directly related to the address of their interrupt vectors.
 - The higher the address, the higher the Priority

Instruction Set Review

• Load and Store Instructions

Mnemonic	Function	Operation
Load Instructions		
LDA	Load A	(M) \Rightarrow A
LDAB	Load B	(M) \Rightarrow B
LDD	Load D	(M - M + 1) \Rightarrow (A, B)
LDS	Load SP	(M - M + 1) \Rightarrow SP _M /SP _L
LDX	Load index register X	(M - M + 1) \Rightarrow X _M /X _L
LDY	Load index register Y	(M - M + 1) \Rightarrow Y _M /Y _L
LEAS	Load effective address into SP	Effective address \Rightarrow SP
LEAX	Load effective address into X	Effective address \Rightarrow X
LEAY	Load effective address into Y	Effective address \Rightarrow Y
Store Instructions		
STAA	Store A	(A) \Rightarrow M
STAB	Store B	(B) \Rightarrow M
STD	Store D	(A) \Rightarrow M, (B) \Rightarrow M + 1
STS	Store SP	(SP _M /SP _L) \Rightarrow M - M + 1
STX	Store X	(X _M /X _L) \Rightarrow M - M + 1
STY	Store Y	(Y _M /Y _L) \Rightarrow M - M + 1

Instruction Set Review

• Transfer and Exchange Instructions

Mnemonic	Function	Operation
Transfer Instructions		
TAB	Transfer A to B	(A) \Rightarrow B
TAP	Transfer A to CCR	(A) \Rightarrow CCR
TBA	Transfer B to A	(B) \Rightarrow A
TFR	Transfer register to register	(A, B, CCR, D, X, Y, or SP) \Rightarrow A, B, CCR, D, X, Y, or SP
TFR	Transfer CCR to A	(CCR) \Rightarrow A
TSX	Transfer SP to X	(SP) \Rightarrow X
TSY	Transfer SP to Y	(SP) \Rightarrow Y
TSZ	Transfer X to SP	(X) \Rightarrow SP
TYZ	Transfer Y to SP	(Y) \Rightarrow SP
Exchange Instructions		
EXG	Exchange register to register	(A, B, CCR, D, X, Y, or SP) \Rightarrow (A, B, CCR, D, X, Y, or SP)
XDX	Exchange D with X	(D) \Rightarrow (X)
XDY	Exchange D with Y	(D) \Rightarrow (Y)
Sign Extension Instruction		
SEX	Sign extend 8-bit operand	Sign-extended (A, B, or CCR) \Rightarrow D, X, Y, or SP

Instruction Set Review

• Move Instructions

Mnemonic	Function	Operation
MOVB	Move byte (8-bit)	$R_2 \leftarrow M_2$
MOVW	Move word (16-bit)	$(M, M+1) \leftarrow M+1_2$

• Binary Coded Instructions

Mnemonic	Function	Operation
ABA	Add B to A	$(A) + (B) \rightarrow A$
ADCA	Add with carry to A	$(A) + (C) \rightarrow A$
ADCB ^(*)	Add with carry to B	$(B) + (C) \rightarrow B$
ADDA ^(*)	Add memory to A	$(A) + (M) \rightarrow A$
ADDB	Add memory to B	$(B) + (M) \rightarrow B$
DAA	Decimal adjust A	$(A)_{10}$

Instruction Set Review

• Addition and Subtraction Instructions

Mnemonic	Function	Operation
Addition Instructions		
ABA	Add B to A	$(A) + (B) \rightarrow A$
ABX	Add B to X	$(B) + (X) \rightarrow X$
ABY	Add B to Y	$(B) + (Y) \rightarrow Y$
ADCA	Add with carry to A	$(A) + (M) + C \rightarrow A$
ADCB	Add with carry to B	$(B) + (M) + C \rightarrow B$
ADDA	Add without carry to A	$(A) + (M) \rightarrow A$
ADDB	Add without carry to B	$(B) + (M) \rightarrow B$
ADDD	Add to D	$(A, B) + (M, M+1) \rightarrow A, B$
Subtraction Instructions		
SBA	Subtract B from A	$(A) - (B) \rightarrow A$
SBCA	Subtract with borrow from A	$(A) - (M) - C \rightarrow A$
SBCB	Subtract with borrow from B	$(B) - (M) - C \rightarrow B$
SUBA	Subtract memory from A	$(A) - (M) \rightarrow A$
SUBB	Subtract memory from B	$(B) - (M) \rightarrow B$
SUBC	Subtract memory from D (A, B)	$(D) - (M, M+1) \rightarrow D$

Instruction Set Review

• Decrement and Increment Instructions

Mnemonic	Function	Operation
Decrement Instructions		
DEC	Decrement memory	$(M) - \$01 \rightarrow M$
DECA	Decrement A	$(A) - \$01 \rightarrow A$
DECB	Decrement B	$(B) - \$01 \rightarrow B$
DES	Decrement SP	$(SP) - \$0001 \rightarrow SP$
DEX	Decrement X	$(X) - \$0001 \rightarrow X$
DEY	Decrement Y	$(Y) - \$0001 \rightarrow Y$
Increment Instructions		
INC	Increment memory	$(M) + \$01 \rightarrow M$
INCA	Increment A	$(A) + \$01 \rightarrow A$
INCB	Increment B	$(B) + \$01 \rightarrow B$
INS	Increment SP	$(SP) + \$0001 \rightarrow SP$
INX	Increment X	$(X) + \$0001 \rightarrow X$
INY	Increment Y	$(Y) + \$0001 \rightarrow Y$

Instruction Set Review

• Compare and Test Instructions

Mnemonic	Function	Operation
Compare Instructions		
CBA	Compare A to B	(A) - (B)
CMFA	Compare A to memory	(A) - (M)
CMFB	Compare B to memory	(B) - (M)
CPD	Compare D to memory (16-bit)	(A) - (M) - (M + 1)
CPF	Compare SP to memory (16-bit)	(SP) - (M) - (M + 1)
CPA	Compare X to memory (16-bit)	(X) - (M) - (M + 1)
CPV	Compare Y to memory (16-bit)	(Y) - (M) - (M + 1)
Test Instructions		
TST	Test memory for zero or minus	(M) - \$00
TSTA	Test A for zero or minus	(A) - \$00
TSTB	Test B for zero or minus	(B) - \$00

Instruction Set Review

• Boolean Logic Instructions

Mnemonic	Function	Operation
ANDA	AND A with memory	(A) * (M) \Rightarrow A
ANDB	AND B with memory	(B) * (M) \Rightarrow B
ANDCC	AND CCR with memory (clear CCR bits)	(CCR) * (M) \Rightarrow CCR
EXORA	Exclusive OR A with memory	(A) \oplus (M) \Rightarrow A
EXORB	Exclusive OR B with memory	(B) \oplus (M) \Rightarrow B
ORAA	OR A with memory	(A) (M) \Rightarrow A
ORAB	OR B with memory	(B) (M) \Rightarrow B
ORCC	OR CCR with memory (set CCR bits)	(CCR) (M) \Rightarrow CCR

• Bit Test & Manipulation Instructions

Mnemonic	Function	Operation
BCLR	Clear bits in memory	(M) & $\overline{(\text{bits})}$ \Rightarrow M
BITA	Bit test A	(A) & (M)
BITB	Bit test B	(B) & (M)
BSET	Set bits in memory	(M) (bits) \Rightarrow M

Instruction Set Review

• Clear, Complement, and Negate Instructions

Mnemonic	Function	Operation
CLC	Clear C M in CCR	0 \Rightarrow C
CLI	Clear I bit in CCR	0 \Rightarrow I
CLR	Clear memory	\$00 \Rightarrow M
CLRA	Clear A	\$00 \Rightarrow A
CLRB	Clear B	\$00 \Rightarrow B
CLV	Clear V bit in CCR	0 \Rightarrow V
COM	One's complement memory	$\overline{SP - (M)}$ \Rightarrow M or $\overline{(M)}$ \Rightarrow M
COMA	One's complement A	$\overline{SP - (A)}$ \Rightarrow A or $\overline{(A)}$ \Rightarrow A
COMB	One's complement B	$\overline{SP - (B)}$ \Rightarrow B or $\overline{(B)}$ \Rightarrow B
NEG	Two's complement memory	$\overline{SP - (M)}$ \Rightarrow M or $\overline{(M)} + 1$ \Rightarrow M
NEGA	Two's complement A	$\overline{SP - (A)}$ \Rightarrow A or $\overline{(A)} + 1$ \Rightarrow A
NEGB	Two's complement B	$\overline{SP - (B)}$ \Rightarrow B or $\overline{(B)} + 1$ \Rightarrow B

Instruction Set Review

• Multiplication and Division Instructions

Mnemonic	Function	Operation
Multiplication Instructions		
EMUL	16 by 16 multiply (unsigned)	$(D) \leftarrow (Y) \times Y, D$
EMULS	16 by 16 multiply (signed)	$(D) \leftarrow (Y) \times Y, D$
MUL	8 by 8 multiply (unsigned)	$(A) \leftarrow (R) \times A, B$
Division Instructions		
EDIV	32 by 16 divide (unsigned)	$(Y, D) \leftarrow (Y) \div Y$ Remainder $\leftarrow D$
EDIVS	32 by 16 divide (signed)	$(Y, D) \leftarrow (Y) \div Y$ Remainder $\leftarrow D$
FDIV	16 by 16 fractional divide	$(D) \leftarrow (X) \div X$ Remainder $\leftarrow D$
IDIV	16 by 16 integer divide (unsigned)	$(D) \leftarrow (X) \div X$ Remainder $\leftarrow D$
IDIVS	16 by 16 integer divide (signed)	$(D) \leftarrow (X) \div X$ Remainder $\leftarrow D$

Instruction Set Review

• Shift and Rotate Instructions

Mnemonic	Function	Operation
Logical Shifts		
LSL	Logic shift left memory	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$
LSLA	Logic shift left A	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$
LSLB	Logic shift left B	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$
LSLD	Logic shift left D	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$
LSR	Logic shift right memory	$C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
LSRA	Logic shift right A	$C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
LSRB	Logic shift right B	$C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
LSRD	Logic shift right D	$C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
Arithmetic Shifts		
ASL	Arithmetic shift left memory	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$
ASLA	Arithmetic shift left A	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$
ASLB	Arithmetic shift left B	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$
ASLD	Arithmetic shift left D	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$
ASR	Arithmetic shift right memory	$0 \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
ASRA	Arithmetic shift right A	$0 \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
ASRB	Arithmetic shift right B	$0 \leftarrow \text{MSB}$ $0 \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
Rotates		
ROL	Rotate left memory through carry	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
ROLA	Rotate left A through carry	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
ROLB	Rotate left B through carry	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
ROR	Rotate right memory through carry	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
RORA	Rotate right A through carry	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$
RORB	Rotate right B through carry	$C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$ $C \leftarrow \text{MSB}$

Instruction Set Review

- **Fuzzy Logic Weighted Average Instruction**
 - Computes a sum-of-products and a sum-of-weights for defuzzification
- **Maximum and Minimum Instructions**
 - Used to make comparisons between an accumulator and a memory location. Used for fuzzification
- **Multiply and Accumulate Instruction**

Mnemonic	Function	Operation
EMACS	Multiply and accumulate (signed) 16 bit by 16 bit \rightarrow 32 bit	$(M_n, M_{n+1}) \leftarrow (M_n, M_{n+1})$ $+ (M + M + 1) \rightarrow M + M + 1$

Instruction Set Review

- **Table Interpolation Instructions**
 - Interpolate values from tables stored in memory.
 - Any function which can be represented as a series of linear equations can be represented by this method

Mnemonic	Function	Operation
ETBL	16-bit table lookup and interpolate (no indirect addressing modes allowed)	$(M * M + 1) + ((B) + (M * 2 - M * 3) - (M * 1)) \div D$ Indicate B, and index before ETBL. +M+ points to the first table entry (M * M + 1) B is fractional part of lookup value
TBL	8-bit table lookup and interpolate (no indirect addressing modes allowed)	$(M) + ((B) + (M * 1) - (M)) \div A$ Indicate B, and index before TBL. +M+ points to the first 8-bit table entry (M) B is fractional part of lookup value.

Instruction Set Review

- **Short Branch Instructions**

Mnemonic	Function	Equation or Operation
Unary Branches		
SRA	Branch always	$Z = 1$
SBN	Branch never	$Z = 0$
Simple Branches		
BCC	Branch if carry clear	$C = 0$
BCS	Branch if carry set	$C = 1$
BEG	Branch if equal	$Z = 1$
BNE	Branch if not equal	$Z = 0$
BPL	Branch if plus	$S = 0$
BVC	Branch if overflow clear	$V = 0$
BVS	Branch if overflow set	$V = 1$
Signed Branches		
BHI	Branch if higher	$R_1 M > R_2 M \quad C = 2 + 0$
BHS	Branch if higher or same	$R_1 M \geq R_2 M \quad C = 2$
BLO	Branch if lower	$R_1 M < R_2 M \quad C = 1$
BLE	Branch if lower or same	$R_1 M \leq R_2 M \quad C = 2 + 1$
Signed Branches		
BGE	Branch if greater than or equal	$R_1 M \geq R_2 M \quad N \oplus B \vee = 0$
BGT	Branch if greater than	$R_1 M > R_2 M \quad Z = 0 \oplus B \vee = 0$
BLE	Branch if less than or equal	$R_1 M \leq R_2 M \quad Z = 0 \oplus B \vee = 1$
BLT	Branch if less than	$R_1 M < R_2 M \quad N \oplus B \vee = 1$

Instruction Set Review

- **Long Branch Instructions**

Mnemonic	Function	Equation or Operation
Unary Branches		
LBRA	Long branch always	$Z = 1$
LBVN	Long branch never	$Z = 0$
Simple Branches		
LBCC	Long branch if carry clear	$C = 0$
LBCS	Long branch if carry set	$C = 1$
LBEG	Long branch if equal	$Z = 1$
LBNE	Long branch if not equal	$Z = 0$
LBP	Long branch if plus	$S = 0$
LVC	Long branch if overflow clear	$V = 0$
LVS	Long branch if overflow set	$V = 1$
Signed Branches		
LHI	Long branch if higher	$C = 2 + 0$
LHS	Long branch if higher or same	$C = 2$
LLO	Long branch if lower	$Z = 1$
LLE	Long branch if lower or same	$C = 2 + 1$
Signed Branches		
LGE	Long branch if greater than or equal	$N \oplus B \vee = 0$
LGT	Long branch if greater than	$Z = 0 \oplus B \vee = 0$
LLE	Long branch if less than or equal	$Z = 0 \oplus B \vee = 1$
LLT	Long branch if less than	$N \oplus B \vee = 1$

Instruction Set Review

• Bit Condition Branch Instructions

Mnemonic	Function	Equation or Operation
BKCLR	Branch if selected bits clear	$(Z JNZ) = 0$
BKSET	Branch if selected bits set	$(Z JNZ) = 1$

• Loop Primitive Instructions

Mnemonic	Function	Equation or Operation
DBEQ	Decrement counter and branch if = 0 (counter = A, B, D, X, Y, or SP)	(counter) - 1; counter if (counter) = 0, then branch, else continue to next instruction
DBNE	Decrement counter and branch if ≠ 0 (counter = A, B, D, X, Y, or SP)	(counter) - 1; counter if (counter) ≠ 0, then branch, else continue to next instruction
IBEQ	Increment counter and branch if = 0 (counter = A, B, D, X, Y, or SP)	(counter) + 1; counter if (counter) = 0, then branch, else continue to next instruction
IBNE	Increment counter and branch if ≠ 0 (counter = A, B, D, X, Y, or SP)	(counter) + 1; counter if (counter) ≠ 0, then branch, else continue to next instruction
TBEQ	Test counter and branch if = 0 (counter = A, B, D, X, Y, or SP)	if (counter) = 0, then branch, else continue to next instruction
TBNE	Test counter and branch if ≠ 0 (counter = A, B, D, X, Y, or SP)	if (counter) ≠ 0, then branch, else continue to next instruction

Instruction Set Review

• Jump and Subroutine Instructions

Mnemonic	Function	Operation
BR	Branch to subroutine	SP - 2; SP RTN _n , RTN _n M _{SP} ; M _{SP+1} Subroutine address; PC
CALL	Call subroutine in expanded memory	SP - 2; SP RTN _n , RTN _n M _{SP} ; M _{SP+1} SP - 1; SP PPAGE M _{SP} Page; PPAGE Subroutine address; PC
JMP	Jump	Address; PC
JSR	Jump to subroutine	SP - 2; SP RTN _n , RTN _n M _{SP} ; M _{SP+1} Subroutine address; PC
RTC	Return from call	M _{SP} ; PPAGE SP - 1; SP M _{SP} , M _{SP+1} ; PC _n , PC _n SP - 2; SP
RTS	Return from subroutine	M _{SP} ; M _{SP+1} ; PC _n , PC _n SP - 2; SP

Instruction Set Review

• Interrupt Instructions

Mnemonic	Function	Operation
RTI	Return from interrupt	M _{SP} ; CCOR (SP) = 0001; SP M _{SP} ; M _{SP+1} ; B; A; (SP) = 0002; SP M _{SP} ; M _{SP+1} ; Y _n ; X _n (SP) = 0004; SP M _{SP} ; M _{SP+1} ; PC _n , PC _n (SP) = 0005; SP M _{SP} ; M _{SP+1} ; Y _n ; X _n (SP) = 0006; SP
SWI	Software interrupt	SP - 2; SP; RTN _n , RTN _n M _{SP} ; M _{SP+1} SP - 2; SP; Y _n ; X _n M _{SP} ; M _{SP+1} SP - 2; SP; X _n ; A M _{SP} ; M _{SP+1} SP - 2; SP; B; A M _{SP} ; M _{SP+1} SP - 1; SP; CCOR M _{SP}
TRAP	Unimplemented opcode interrupt	SP - 2; SP; RTN _n , RTN _n M _{SP} ; M _{SP+1} SP - 2; SP; Y _n ; X _n M _{SP} ; M _{SP+1} SP - 2; SP; X _n ; A M _{SP} ; M _{SP+1} SP - 2; SP; B; A M _{SP} ; M _{SP+1} SP - 1; SP; CCOR M _{SP}

Instruction Set Review

- **Condition Code Instructions**

Mnemonic	Function	Operation
ANDCC	Logical AND CCR with memory	(CCR) & M1 ⇒ CCR
CLC	Clear C bit	0 ⇒ C
CLI	Clear I bit	0 ⇒ I
CLV	Clear V bit	0 ⇒ V
DNCC	Logical OR CCR with memory	(CCR) M1 ⇒ CCR
PSHC	Push CCR onto stack	(SP) - 1 ⇒ SP; (CCR) ⇒ M _(SP)
PULC	Pop CCR from stack	(M _(SP)) ⇒ CCR; (SP) + 1 ⇒ SP
SEC	Set C bit	1 ⇒ C
SEI	Set I bit	1 ⇒ I
SEV	Set V bit	1 ⇒ V
TAP	Transfer A to CCR	(A) ⇒ CCR
TFA	Transfer CCR to A	(CCR) ⇒ A

- **Background Mode Instructions**

Mnemonic	Function	Operation
BDM	Enter background debug mode	If BDM enabled, enter BDM; else resume normal processing
BRN	Branch never	Does not branch
LBRN	Long branch never	Does not branch
NOP	No operation	—

Some of this content may have been taken from the user and technical manuals. Original content Copyright © 2005 - Rakib Kia
